











SN74AHCT1G08

SCLS315Q -MARCH 1996-REVISED APRIL 2016

# SN74AHCT1G08 Single 2-Input Positive-AND Gate

### **Features**

- Operating Range: 4.5 V to 5.5 V
- Maximum t<sub>pd</sub> of 7.1 ns at 5 V
- Low Power Consumption: Maximum  $I_{CC}$  of 10- $\mu A$
- ±8-mA Output Drive at 5 V
- Inputs Are TTL-Voltage Compatible
- Latch-Up Performance Exceeds 250 mA Per JESD 17

## 2 Applications

- TV, Set-Top Box, and Audio
- Wireless Infrastructure
- **Factory Automation and Control**
- PC and Notebooks
- **Building Automation**
- Grid Infrastructure
- Medical, Healthcare, and Fitness
- **Printers**
- **Test and Measurement**
- EPOS (Electronic Point of Sale)
- Telecom Infrastructure
- **Projectors**

## 3 Description

The SN74AHCT1G08 device is a single 2-input positive-AND gate. The device performs the Boolean function  $Y = A \cdot B$  or  $Y = \overline{A + B}$  in positive logic. Low I<sub>CC</sub> current allows this device to be used in powersensitive or battery-powered applications.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74AHCT1G08DBVR	SOT-23 (5)	2.90 mm x 1.60 mm
SN74AHCT1G08DCKR	SC70 (5)	2.00 mm x 1.25 mm
SN74AHCT1G08DRLR	SOT (5)	1.60 mm x 1.20 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Logic Diagram**





#### **Table of Contents**

1	Features 1		8.2 Functional Block Diagram	
2	Applications 1		8.3 Feature Description	7
3	Description 1		8.4 Device Functional Modes	7
4	Revision History2	9	Application and Implementation	8
5	Pin Configuration and Functions3		9.1 Application Information	
6	Specifications3		9.2 Typical Application	8
•	6.1 Absolute Maximum Ratings	10	Power Supply Recommendations	9
	6.2 ESD Ratings	11	Layout	9
	6.3 Recommended Operating Conditions 4		11.1 Layout Guidelines	9
	6.4 Thermal Information		11.2 Layout Example	9
	6.5 Electrical Characteristics	12	Device and Documentation Support	10
	6.6 Switching Characteristics 5		12.1 Documentation Support	10
	6.7 Operating Characteristics 5		12.2 Community Resources	10
	6.8 Typical Characteristics 5		12.3 Trademarks	10
7	Parameter Measurement Information 6		12.4 Electrostatic Discharge Caution	10
8	Detailed Description 7		12.5 Glossary	10
	8.1 Overview	13	Mechanical, Packaging, and Orderable Information	10

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### Changes from Revision P (May 2013) to Revision Q

**Page** 


Added Applications section, Device Information table, Table of Contents, Pin Configuration and Functions section, Specifications section, ESD Ratings table, Thermal Information table, Typical Characteristics section, Detailed Description section, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section...... 1


#### Changes from Revision O (June 2005) to Revision P

**Page** 



## 5 Pin Configuration and Functions





#### **Pin Functions**

PIN		I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
Α	1	I	Input A
В	2	ı	Input B
GND	3	_	Ground Pin
$V_{CC}$	5	_	Supply Pin
Υ	4	0	Output

## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted). (1)

			MIN	MAX	UNIT
Supply voltage			-0.5	7	V
Input voltage <sup>(2)</sup>				7	V
Output voltage <sup>(2)</sup>				V <sub>CC</sub> + 0.5	V
Input clamp current	V <sub>I</sub> < 0			-20	mA
Output clamp current	V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub>			±20	mA
Continuous output current	$V_O = 0$ to $V_{CC}$			±25	mA
Continuous current through V <sub>CC</sub> or GND				±50	mA
Maximum junction temperature, T <sub>J</sub>			150	°C	
Storage temperature, T <sub>stg</sub>			-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

				VALUE	UNIT
.,		Clastractatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2500	V
V	(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

Product Folder Links: SN74AHCT1G08

<sup>(2)</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.5	5.5	٧
$V_{IH}$	High-level input voltage	2		V
$V_{IL}$	Low-level input voltage		0.8	<b>V</b>
$V_{I}$	Input voltage	0	5.5	٧
$V_{O}$	Output voltage	0	$V_{CC}$	V
I <sub>OH</sub>	High-level output current		-8	mA
I <sub>OL</sub>	Low-level output current		8	mA
$\Delta t/\Delta v$	Input transition rise and fall rate		20	ns/V
$T_A$	Operating free-air temperature	-40	125	°C

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See TI application report, *Implications of Slow or Floating CMOS Inputs* (SCBA004).

#### 6.4 Thermal Information

		SN74AHCT1G08					
	THERMAL METRIC <sup>(1)</sup>	DBV (SOT-23)	DCK (SC70)	DRL (SOT)	UNIT		
		5 PINS	5 PINS	5 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	226	277.5	242.9	°C/W		
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	165	92.9	77.5	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	59.1	64.2	77.5	°C/W		
ΨЈТ	Junction-to-top characterization parameter	45.5	1.9	9.6	°C/W		
ΨЈВ	Junction-to-board characterization parameter	58.3	63.5	77.3	°C/W		

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

### 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDIT	IONS	MIN	TYP	MAX	UNIT
		$I_{OH} = -50 \mu A, V_{CC} = 4.5 V$	T <sub>A</sub> = 25°C	4.4	4.5		
.,	High-level output	10H = -30 μΛ, VCC = 4.3 V	$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$	4.4			V
V <sub>OH</sub>	voltage	1 0 m	$T_A = 25^{\circ}C$	3.94			V
		$I_{OH} = -8 \text{ mA}, V_{CC} = 4.5 \text{ V}$	$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$	3.8			
V <sub>OL</sub>		$I_{OL} = 50 \mu A, V_{CC} = 4.5 V$				0.1	
	Low-level output voltage	1 - 9 m \ \/ - 4 E \/	T <sub>A</sub> = 25°C			0.36	V
		$I_{OL} = 8 \text{ mA}, V_{CC} = 4.5 \text{ V}$	$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$			0.44	
	long to current	$V_I = 5.5 \text{ V or GND},$	$T_A = 25^{\circ}C$			±0.1	
I <sub>I</sub>	Input current	$V_{CC} = 0 \text{ V to } 5.5 \text{ V}$	$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$			±1	μΑ
	Cumply ourrant	$V_I = V_{CC}$ or GND, $I_O = 0$ ,	T <sub>A</sub> = 25°C			1	
Icc	Supply current	V <sub>CC</sub> = 5.5 V	$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$			10	μA
A1 (1)	Change in supply	One input at 3.4 V, Other Inputs	T <sub>A</sub> = 25°C			1.35	<b>∞</b> Λ
$\Delta I_{CC}^{(1)}$	current	at $V_{CC}$ or GND, $V_{CC} = 5.5 \text{ V}$	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$			1.5	mA
C <sub>I</sub>	Input capacitance	$V_I = V_{CC}$ or GND, $V_{CC} = 5 \text{ V}$			4	10	pF

(1) This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V<sub>CC</sub>.

Submit Documentation Feedback

Copyright © 1996–2016, Texas Instruments Incorporated



## 6.6 Switching Characteristics

over recommended operating free-air temperature range,  $V_{CC}$  = 5 V ± 0.5 V (unless otherwise noted) (see Figure 2)


	PARAMETER	FROM (INPUT)	TO (OUTPUT)	OUTPUT CAPACITANCE	TEST CONDITIONS	MIN	TYP	MAX	UNIT
					T <sub>A</sub> = 25°C		5	6.2	<u> </u>
t <sub>PLH</sub>	Propagation delay, low to high transition	A or B	Y	$C_{L} = 15 \text{ pF}$	$T_A = -40$ °C to 85°C	1		7.1	ns
	low to riight transition				$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$	1		7.5	
					T <sub>A</sub> = 25°C		5	6.2	
t <sub>PHL</sub>	Propagation delay, high to low transition	A or B	Υ	$C_{L} = 15 \text{ pF}$	$T_A = -40$ °C to 85°C	1		7.1	ns
					$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$	1		7.5	1
				C <sub>L</sub> = 50 pF	$T_A = 25$ °C		5.5	7.9	
t <sub>PLH</sub>	Propagation delay, low to high transition	A or B	Y		Propagation delay, high to low transition	1		9	ns
					$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$	1		10	
			Y		T <sub>A</sub> = 25°C		5.5	7.9	
t <sub>PHL</sub>	Propagation delay, high to low transition	A or B		$C_{L} = 50 \text{ pF}$	$T_A = -40$ °C to 85°C	1		9	ns
	nigh to low transition				$T_A = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	1		10	

## 6.7 Operating Characteristics

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ 

PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub> Power dissipation capacitance	No load, f = 1 MHz	18	рF

## 6.8 Typical Characteristics




 $C_L = 15 pF$ 

Figure 1.  $T_{pd}$  vs Temperature

Copyright © 1996–2016, Texas Instruments Incorporated



#### 7 Parameter Measurement Information



C<sub>L</sub> includes probe and jig capacitance.

Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control

All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq$  3 ns,  $t_f \leq$  3 ns.

The outputs are measured one at a time with one input transition per measurement.

All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms



## 8 Detailed Description

#### 8.1 Overview

The SN74AHCT1G08 device is a single 2-input positive-AND gate. The device performs the Boolean AND function  $(Y = A \cdot B \text{ or } Y = \overline{A + B})$  in positive logic. Low  $I_{CC}$  current allows this device to be used in powersensitive or battery-powered applications. Robust inputs allow the device to up-translate with a propagation delay of 20 ns.

#### 8.2 Functional Block Diagram



Figure 3. Logic Diagram (Positive Logic)

### 8.3 Feature Description

The  $V_{CC}$  for the device is optimized at 5 V.

Up voltage translation from 3.3 V to 5 V is allowed. The inputs accept  $V_{IH}$  levels of 2 V.

Output ringing is minimized by slow edge rates.

Inputs are TTL-Voltage compatible.

#### 8.4 Device Functional Modes

Copyright © 1996-2016, Texas Instruments Incorporated

Table 1 lists the functional modes of the SN74AHCT1G08.

**Table 1. Function Table** 

INP	OUTPUT	
Α	В	Υ
Н	Н	Н
L	Х	L
X	L	L



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The SN74AHCT1G08 device is a single AND gate, which is often used for many common functions like power sequencing or an *on* LED indicator. Because the device is configured to output LOW unless all inputs are HIGH, an LED tied to the output of the device will only turn HIGH when all systems connected are sending a HIGH, or *ready* signal.

### 9.2 Typical Application




Figure 4. Typical Application Diagram

#### 9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive also creates fast edges into light loads, so routing and load conditions must be considered to prevent ringing.


#### 9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
  - For rise time and fall time specifications, see Δt/ΔV in Recommended Operating Conditions.
  - For specified high and low levels, see V<sub>IH</sub> and V<sub>IL</sub> in *Recommended Operating Conditions*.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V<sub>CC</sub>.
- 2. Recommended Output Conditions
  - Load currents must not exceed 25 mA per output and 50 mA total for the part.
  - Outputs must not be pulled above V<sub>CC</sub>.



## **Typical Application (continued)**

#### 9.2.3 Application Curve



'

Figure 5. Typical Switching Characteristics

## 10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in *Recommended Operating Conditions*.

Each  $V_{CC}$  pin must have a good bypass capacitor to prevent power disturbance. TI recommends a 0.1- $\mu$ F capacitor for devices with a single supply; and a 0.01- $\mu$ F or 0.022- $\mu$ F capactor for each power pin if there are multiple  $V_{CC}$  pins. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results.

#### 11 Layout

## 11.1 Layout Guidelines

When using multiple bit logic devices inputs must not ever float. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Observe the following rules under all circumstances.

- All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating.
- The logic level that must be applied to any particular unused input depends on the function of the device.
   Generally they will be tied to GND or V<sub>CC</sub>, whichever make more sense or is more convenient.

## 11.2 Layout Example



Figure 6. Layout Diagram



## 12 Device and Documentation Support

#### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation, see the following: Implications of Slow or Floating CMOS Inputs, SCBA004

### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### **Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.





5-Dec-2015

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
74AHCT1G08DBVRE4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	(6) CU NIPDAU	(3) Level-1-260C-UNLIM	-40 to 125	(4/5) B08G	Samples
74AHCT1G08DBVRG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	B08G	Samples
74AHCT1G08DBVTE4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	B08G	Samples
74AHCT1G08DCKRE4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(BE3 ~ BEG ~ BEJ ~ BEL ~ BES)	Samples
74AHCT1G08DCKRG4	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(BE3 ~ BEG ~ BEJ ~ BEL ~ BES)	Samples
74AHCT1G08DCKTG4	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(BE3 ~ BEG ~ BEL ~ BES)	Samples
74AHCT1G08DRLRG4	ACTIVE	SOT	DRL	5	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(BEB ~ BES)	Samples
SN74AHCT1G08DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	(B083 ~ B08G ~ B08J ~ B08L ~ B08S)	Samples
SN74AHCT1G08DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	(B083 ~ B08G ~ B08L ~ B08S)	Samples
SN74AHCT1G08DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(BE3 ~ BEG ~ BEJ ~ BEL ~ BES)	Samples
SN74AHCT1G08DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(BE3 ~ BEG ~ BEL ~ BES)	Samples
SN74AHCT1G08DRLR	ACTIVE	SOT	DRL	5	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(BEB ~ BES)	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



## PACKAGE OPTION ADDENDUM

5-Dec-2015

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 21-May-2016


## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74AHCT1G08DBVRG4	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74AHCT1G08DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AHCT1G08DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74AHCT1G08DBVT	SOT-23	DBV	5	250	180.0	9.2	3.17	3.23	1.37	4.0	8.0	Q3
SN74AHCT1G08DBVT	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74AHCT1G08DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74AHCT1G08DCKR	SC70	DCK	5	3000	180.0	9.2	2.3	2.55	1.2	4.0	8.0	Q3
SN74AHCT1G08DCKT	SC70	DCK	5	250	180.0	9.2	2.3	2.55	1.2	4.0	8.0	Q3
SN74AHCT1G08DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74AHCT1G08DCKT	SC70	DCK	5	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AHCT1G08DRLR	SOT	DRL	5	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
SN74AHCT1G08DRLR	SOT	DRL	5	4000	180.0	9.5	1.78	1.78	0.69	4.0	8.0	Q3

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 21-May-2016



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
74AHCT1G08DBVRG4	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74AHCT1G08DBVR	SOT-23	DBV	5	3000	202.0	201.0	28.0
SN74AHCT1G08DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
SN74AHCT1G08DBVT	SOT-23	DBV	5	250	205.0	200.0	33.0
SN74AHCT1G08DBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
SN74AHCT1G08DCKR	SC70	DCK	5	3000	180.0	180.0	18.0
SN74AHCT1G08DCKR	SC70	DCK	5	3000	205.0	200.0	33.0
SN74AHCT1G08DCKT	SC70	DCK	5	250	205.0	200.0	33.0
SN74AHCT1G08DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74AHCT1G08DCKT	SC70	DCK	5	250	180.0	180.0	18.0
SN74AHCT1G08DRLR	SOT	DRL	5	4000	202.0	201.0	28.0
SN74AHCT1G08DRLR	SOT	DRL	5	4000	184.0	184.0	19.0

DBV (R-PDSO-G5)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



# DBV (R-PDSO-G5)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



# DCK (R-PDSO-G5)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



# DCK (R-PDSO-G5)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



# DRL (R-PDSO-N5)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs.

  Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.
- D. JEDEC package registration is pending.



# DRL (R-PDSO-N5)

## PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# **Texas Instruments:**

SN74AHCT1G08DBVR SN74AHCT1G08DCKR SN74AHCT1G08DBVT SN74AHCT1G08DCKT
SN74AHCT1G08DRLR 74AHCT1G08DCKTG4 74AHCT1G08DBVRE4 74AHCT1G08DBVRG4
74AHCT1G08DBVTE4 74AHCT1G08DCKRE4 74AHCT1G08DCKRG4 74AHCT1G08DRLRG4