1.8 cm(Type 0.71) Active Matrix Color OLED Panel Module

1. Overview/Application

VX071FHP-NH2/VX071FHM-NH2 is a 0.71 inch diagonal, FHD resolution(1920 x1080), active matrix color OLED (Organic Light Emitting Display)panel module based on single crystal silicon backplane . The pixel circuits and driving IC are integrated on the silicon backplane to get the compact size and very low power consumption..

(Potential applications: Virtual Reality application (AR/VR), Head mounted displays, Near-Eye Displays etc.)

2. Features

- Small-size, high resolution 0.71" FHD Display PPI=3135
- AP Operated Resolution 1920 x 1080 up to 90Hz
- Full color mode , 16.7M colors
- Fast response
- Thin and light in weight
- Color enhancement
- High contrast
- IR compensation with 2D
- Idle mode for save power
- Scan direction selection, up or down
- Interface, Support MIPI only or MIPI+I2C

Support VESA-DSC in-chip decoder (3X and 3.75X compression ratio)


Support scaling up 1.33x (1440x810 to 1920 x 1080) and 1.5x (1280x720 to 1920 x 1080)

• Sequential/Global emission

3. Module Structure


• Active matrix color OLED display with on-chip driver based on single crystal silicon transistors

4. System Block Diagram




5. Pin Description

5.1 Pin Assignment



• FPC module



PCB module

5.2 Pin description of FPC Module

5.2 Pin c	5.2 Pin description of FPC Module					
PIN No. (FPC Side)	Symbol	Туре	Description			
1	GND	Power Supply	Circuit ground			
2	OCP_OUT	Output	Over current protect flag			
3	AVEE	Power Supply	Power supply for OLED cell, Connect a capacitor for stabilization			
4	AVEE	Power Supply	Power supply for OLED cell, Connect a capacitor for stabilization			
5	AVDD	Power Supply	Power supply for OLED cell, Connect a capacitor for stabilization			
6	AVDD	Power Supply	Power supply for OLED cell, Connect a capacitor for stabilization			
7	GND	Power Supply	Circuit ground			
8	ELVDD	Output	Power supply for OLED cell, Connect a capacitor for stabilization			
9	ELVDD	Output	Power supply for OLED cell, Connect a capacitor for stabilization			
10	GND	Power Supply	Circuit ground			
11	VREF2	Output	VREF voltage, Connect a capacitor for stabilization			
12	VREF3	Output	VREF voltage, Connect a capacitor for stabilization			
13	VGMP	Output	Gamma top voltage, Connect a capacitor for stabilization			
14	VGSP	Output	Gamma bottom voltage, Connect a capacitor for stabilization			
15	VREF1	Output	VREF voltage, Connect a capacitor for stabilization			
16	GND	Power Supply	Circuit ground			
17	DVDD	Output	Internal system Power, Connect a capacitor for stabilization			
18	DVDD	Output	Internal system Power, Connect a capacitor for stabilization			
19	VDDI	Power Supply	External power supply (1.8V for digital system power)			
20	VDDI	Power Supply	External power supply (1.8V for digital system power)			
21	VCOM	Output	Power supply for OLED cell, Connect a capacitor for stabilization			

BOE

22	VCOM	Output	Power supply	Power supply for OLED cell, Connect a capacitor for stabilization			
23	GND	Power Supply	Circuit ground	Circuit ground			
24	TEST PIN1	Input	Test pin (no	Test pin (no connect, floating)			
25	TEST PIN2	Input	Test pin (con	Test pin (connect to GND)			
26	SDA	Input/ Output	Bi-direction d	ata PIN in I2C I/F			
20	0.D/X			ot used, please connect to V	'DDI		
27	SCL_WRX	Input		clock signal in I2C I/F.			
		lanut		ot used, please connect to V	ועט		
28	TEST PIN3	Input		connect, floating)			
			Use to select the Interface type.				
29	IM [0]	Input	IM [0]	Command Execute	Image Write		
			0	MIPI	MIPI		
			1	I2C/MIPI	MIPI		
30	RESX	Input	This signal w	ill reset the device and must	be applied to properly initialize the chi		
		•	•	Signal is active low			
31	MVDDL	Output	Internal syste	em Power, Connect a capac	itor for stabilization		
32	MVDDA	Output	Internal syste	em Power, Connect a capac	itor for stabilization		
33	GND	Power Supply	Circuit ground	d			
34	DATAP2	Input	Differential sr	nall ampl <mark>itu</mark> de signal of MIPI	data input		
35	DATAN2	Input	Differential sr	nall amplitude signal of MIPI	data input		
36	GND	Input	Circuit ground	d for MIPI			
37	DATAP1	Input	Differential sr	nall amplitude signal of MIPI	data input		
38	DATAN1	Input	Differential sr	mall amplitude signal of MIPI	data input		
39	GND	Input	Circuit ground	d for MIPI			
40	CLKP	Input	MIPI CLK				
41	CLKN	Input	MIPI CLK				
42	GND	Input	Circuit ground	d for MIPI			
43	DATAP0	Input/ Output	Differential sr	nall amplitude signal of MIPI	data input		
44	DATANO	Input/ Output	Differential sr	nall amplitude signal of MIPI	data input		
45	GND	Input	Circuit ground	d for MIPI			
46	DATAP3	Input	Differential sr	nall amplitude signal of MIPI	data input		
47	DATAN3	Input	Differential small amplitude signal of MIPI data input				
48	GND	Input	Circuit ground				

5.3 Pin description of PCB Module

PIN No. (PCB Side)	Symbol	Туре	Description	Description				
1	GND	Power Supply	Circuit ground					
2	GND	Power Supply	Circuit ground					
3	GND	Power Supply	Circuit ground					
4	OCP_OUT	Output	Over current pr	rotect flag				
5	GND	Power Supply	Circuit ground					
6	GND	Power Supply	Circuit ground					
7	DATAP2	Input	Differential sma	all amplitude signal of MIPI	data input			
8	DATAN2	Input	Differential sma	all amplitude signal of MIPI	data input			
9	GND	Input	Circuit ground	for MIPI				
10	DATAP1	Input	Differential sma	all amplitude signal of MIPI	data input			
11	DATAN1	Input	Differential sma	all amplitude signal of MIPI	data input			
12	GND	Input	Circuit ground	for MIPI				
13	CLKP	Input	MIPI CLK					
14	CLKN	Input	MIPI CLK					
15	GND	Input	Circuit ground	for MIPI				
16	DATAP0	Input/ Output	Differential sma	all amplitude signal of MIPI	data input			
17	DATAN0	Input/ Output	Differential sma	all amplitude signal of MIPI	data input			
18	GND	Input	Circuit ground for MIPI					
19	DATAP3	Input	Differential sma	all amplitude signal of MIPI	data input			
20	DATAN3	Input	Differential sma	all amplitude signal of MIPI	data input			
21	GND	Input	Circuit ground					
22	GND	Power Supply	Circuit ground					
23	GND	Power Supply	Circuit ground					
24	TEST PIN1	Input	Te <mark>st</mark> pin (no co	onnect, floating)				
25	GND	Power Supply	Circuit ground					
26	GND	Power Supply	Circuit ground					
27	TEST PIN2	Input	Test pin (conne	ect to GND)				
28	SDA	Input/ Output		ta PIN in I2C I/F t used, please connect to V	DDI			
29	SCL_WRX	Input	•	lock signal in I2C I/F. t used, please connect to V	DDI			
30	TEST PIN3	Input	Test pin (no co	onnect, floating)				
			Use to select the	ne Interface type.				
04		hannat	IM [0]	Command Execute	Image Write			
31	IM [0]	Input	0	MIPI	MIPI			
			1 I2C/MIPI MIPI					
32	RESX	Input	This signal will reset the device and must be applied to properly initialize the chip, Signal is active low					
33	TEST PIN4	Input	Test pin (connect to VIN)					
34	TEST PIN5	Input/Output		onnect, floating)				
35	TEST PIN6	Input	Test pin (no connect, floating)					

36	GND	Power Supply	Circuit ground
37	GND	Power Supply	Circuit ground
38	GND	Power Supply	Circuit ground
39	GND	Power Supply	Circuit ground
40	GND	Power Supply	Circuit ground
41	GND	Power Supply	Circuit ground
42	GND	Power Supply	Circuit ground
43	VDDI	Power Supply	External power supply (1.8V for digital system power)
44	VDDI	Power Supply	External power supply (1.8V for digital system power)
45	VDDI	Power Supply	External power supply (1.8V for digital system power)
46	VIN	Power Supply	External power supply (2.7V~5.5V for power IC)
47	VIN	Power Supply	External power supply (2.7V~5.5V for power IC)
48	VIN	Power Supply	External power supply (2.7V~5.5V for power IC)
49	VIN	Power Supply	External power supply (2.7V~5.5V for power IC)
50	TEST PIN7	Input	Test pin (no connect, floating)

5.4 Interface

0.71" Micro OLED supports MIPI interface and inter-integrated circuit interface(I2C). MIPI or I2C is selected by IM0, the detail interface selection by IM0 pin and shows in below table.

IMO	Command Execute	Image Write
0	MIPI	MIPI
1	I2C	MIPI

5.4.1 IIC Interface

The I2C-bus is for bi-directional, two-line communication between different ICs or modules. The two lines are the Serial Data Line(I2C_SDA) and Serial Clock Line(I2C_SCL). Both lines must be connected to a positive power supply via pull-up resistors. Data transfer can be initiated only when the bus is not busy. The acknowledge takes place after every byte. The acknowledge bit allows the receiver to signal the transmitter that the byte was successfully received and another byte may be sent. The master generates all clock pulses, including the acknowledge ninth clock pulse.

5.4.1.1 I2C-Bus Protocol

Before any data is transmitted on the I2C-bus, the device which should response is addressed first. There are several slave addresses can be selected by MCU. The slave addressing is always carried out with the first byte transmitted after the START procedure.

Definition

-Transmitter: The device which sends the data to the bus.

-Receiver: The device which receives the data from the bus.


-Master: The device which initiates a transfer, generates clock signals and terminates a transfer.

-Slave: The device addressed by a master.

-Multi-master: More than one master can attempt to control the bus at the same time without corrupting the message.

-Arbitration: Procedure to ensure that. If more than one master simultaneously tries to control the bus, only one is allowed to do so and the message is not corrupted.


-Synchronization: Procedure to synchronize the clock signals of two or more devices.



5.4.1.2 Write Sequence


0.71" Micro OLED supports register write sequence via I2C-bus transfer. The register writing supports single register write mode. The detailed transfer sequences are illustrated and described as below.

- (1) Data transfer for register writing should follow the format shown as below.
- (2)After the START condition, a slave address is sent. R/\overline{W} bit is setting to "0" for Write.
- (3)The slave issues an ACK to the master.
- (4)8-bits register address transfer first then transfer the register data parameter.
- (5)A data transfer is always terminated by a STOP condition.
- (6) The chip SA[6:0]=100_1100.



5.4.1.3 Read Sequence

0.71" Micro OLED supports register read sequence via I2C-bus transfer. The register reading supports single register read mode. The register data reading transfer are shown as below.



D[15:0] : : Read Register Return Data.

5.4.2 MIPI Interface

Display serial interface(DSI) specifies the interface between a host processor and a peripheral such as a display module. It builds on existing MIPI Alliance specification by adoption pixel formats and command set. The detail Lane configuration for DPHY is listed below.

There are one Clock Lane and 1~4 Data Lane. The configuration for DPHY between host and 0.71" Micro OLED shows as the table below.

Lane Pair	Available Operation Mode				
Clock Lane	Unidirectional Lane	Forward High-Speed Clock			
		Escape Mode (ULPS only)			
		Forward High-Sp <mark>ee</mark> d Data			
Data Lane 0	Bi-directional Lane	Bi-directional Escape Mode			
		Bi-directional LPDT			
		Forward High-Speed Data			
Data Lane 1	Unidirectional Lane	No LPDT			
		Escape Mode (ULPM only)			
		Forward High-Speed Data			
Data Lane 2	Unidirec <mark>tio</mark> nal Lane	No LPDT			
		Escape Mode (ULPM only)			
		Forward High-Speed Data			
Data Lane 3	Unidirectional Lane	No LPDT			
		Escape Mode (ULPM only)			

5.4.2.1 Packet Footer for Long Packets

The Packet Footer for Long Packets is a checksum value which is calculated from the Data Payload in the Long Packet. The checksum is using a 16-bit Cyclic Redundancy Check(CRC) with a generator polynomial of $x^{16} + x^{12} + x^{5} + x^{0}$. The Receiver will calculate checksum value from received Data Payload and compare this CRC value with the Packet Footer sent by transmitter. If calculated CRC values equal to Packet Footer, the received Data Payload are correct. The CRC implementation is presented as the following.

5.4.2.2 Packet Pixel Stream Format

There are 4 packet pixel stream format: 16-bit RGB 5-6-5, 18-bit RGB 6-6-6, loosely packed 18- bit RGB 6-6-6 and 24-bit RGB 8-8-8. The Data Type for these pixel stream format are shown as the table below.

Data Type(hex)	Data Type(binary)	Description	Packet Size
0x0E	00 1110	Packed Pixel Stream, 16-bit RGB, 5-6-5 Format	Long
0x1E	01 1110	Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	Long
0x2E	10 1110	Loosely Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	Long
0x3E	11 1110	Packed Pixel Stream, 24-bit RGB, 8-8-8 Format	Long


Note: 0.71" Micro OLED only support 24-bit RGB pixel stream format

5.5 Peripheral Circuit

FPC Module

1	GND	<u></u>
2	OCP_OUT	Connect to Test Pad for Debugging
3	AVEE	
4	AVEE	Capacitor, 1uF 10V
5	AVDD	AVDD Power Supply
6	AVDD	Capacitor, 1uF 10V
7	GND	
8	ELVDD	Capacitor, 2.2uF 10V
9	ELVDD	↓」 "
10	GND	1
11	VREF2	Capacitor, 1uF 6.3V
12	VREF3	Capacitor, 1uF 6.3V
13	VGMP	Capacitor, 1uF 10V
14	VGSP	Capacitor, 1uF 10V
15	VREF1	Capacitor, 1uF 6.3V
16	GND	1
17	DVDD	Capacitor, 4.7uF 6.3V
18	DVDD	
19	VDDI	VDDI Power Supply
20	VDDI	Capacitor,2.2uF 6.3V
21	VCOM]+++ //
22	VCOM	→ Capacitor,2.2uF 10V
23	GND	TVS Diode, 8V (Reverse stand-Off Voltage)
24	TE ST PIN1	Floating, Non Connect
25	TE ST PIN2	
26	SDA	
27	SCL_WRX	
28	TE ST PIN3	Floating, Non Connect
29	IM[0]	IM[0](Conned to VDDI or GPIO)
30	RESX	Hard Reset signal
31	MVDDL	Capacitor, 1 uF 6.3V
32	M VDDA GND	Capacitor, 1uF 6.3V
34	DATAP2	
35	DATAP2 DATAN2	
36	GND	Differential Data Input of MIPI
30	DATAP 1	Lane1&Lane2
38	DATAP1 DATAN1	
39	GND	
40	CLKP	
41	CLKN	Clock Input of MIPI
42	GND	
43	DATAP 0	
44	DATAN0	
45	GND	Differential Data Input of MIPI
46	DATAP 3	Lane0&Lane3
47	DATAN3	1 J
48	GND	

Mounting the capacitor for each power supply to ensure that the panel display normally.



Notes:

No.	Signal Name	Typical Value	Maximum Rated Voltage	Note
1	VDDI	Cap, 2.2uF	6.3V	
2	AVDD	Cap, 1.0uF	10V	
3	ELVDD	Cap, 2.2uF	10V	
4	AVEE	Cap, 1.0uF	10V	
5	DVDD	Cap, 4.7uF	6.3V	
6	MVDDA	Cap, 1uF	6.3V	
7	MVDDL	Cap, 1uF	6.3V	
8	VGMP	Cap, 1uF	10V	
9	VGSP	Cap, 1uF	10V	
10	VREF1	Cap, 1uF	6.3V	
11	VREF2	Cap, 1uF	6.3V	
12	VREF3	Cap, 1uF	6.3V	
13	VCOM	Cap, 2.2uF TVS	10V	

(1) There are totally 13 capacitors and 1 Schottky diode.

(2) The Schottky diode is placed between VCOM and ground, and the anode connect to Vcom, the cathode connect to GND.

PCBM odule

PCBI	Module	
1	GND	<u> </u>
2	GND	
3	GND	
4	OCP_OUT	Connect to Test Pad for Debugging
5	GND	
6	GND	
7	DATAP 2	
8	DATAN2	
9	GND	Differential Data Input of MIPI
10	DATAP 1	
11	DATAN1	
12	GND	
13	CLKP	
14	CLKN	Clock Input of MIPI
15	GND	
16	DATAP 0	
17	DATAN0	
18	GND	Differential Data Input of MIPI
19	DATAP 3	
20	DATAN3	
21	GND	
22	GND	<u>}</u> €
23	GND	{
24	TE ST PIN1	Floating, Non Connect
25	GND	
26	GND	
27	TE ST PIN 2	
28	SDA	
29	SCL_WRX	
30	TE ST PIN 3	Floating, Non Connect
31	IM[0]	IM [0] (Connect to VDDi or GPIO)
32	RESX	Hard Reset signal
33	TE ST PIN 4	Short to VIN
34	TE ST PIN 5	Floating, Non Connect
35	TE ST PIN 6	Floating, Non Connect
36	GND	
37	GND	
38	GND	
39	GND	
40	GND	
41	GND	
42	GND	
43	VDDI	
44	VDDI	VDDI Power Supply
45	VDDI	
46	VIN	
47	VIN	VIN Power Supply
48	VIN	
49	VIN TE ST DIN 7	Resting Non Connect
50	TE ST PIN 7	Floating, Non Connect

6. Absolute Maximum Ratings

The absolute maximum rating is listed on the below table. When the VTOS6203 is used beyond the absolute maximum ratings, it may be permanently damaged. It is strongly recommended use the driver IC within the following specified limits for normal operation. If these electrical characteristic conditions are exceeded during normal operation, the driver IC will malfunction and cause poor reliability.

Item	Symbol	Value	Unit
Power Supply Voltage (1)	VDDI	5.5	V
	AVDD-AVSS	6.6	v
Power Supply Voltage (2)	AVEE-AVSS	6.6	V
	VDDI	1.65	V
	AVDD-AVSS	6.6	v
Power Supply Voltage in AOI mode	AVEE-AVSS	6.6	V
	CLKP,CLKN		
	DATAP0,DATAN0		
MIPI Differential Input	DATAP1,DATAN1	1.32	V
	DATAP2,DATAN2		
	DATAP3,DATAN3		
Input Voltage of Interface	Vin	-0.3 ~ VDDI+0.3	V
Output Voltage of Interface	Vo	-0.3 ~ VDDI+0.3	V
Operating temperature	Торг	-30 ~ 70	°C
Storage temperature	Tstg	-45 ~ 90	°C

Note:

1. The environment temperature is not a RA test temperature.

7. Electrical Characteristics

7.1 DC Characteristics


Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit		
Power & Operation Voltage/Current								
VIN Input Level	VIN Voltage	-	2.7	5.0	5.5	V		
(PCB MDL)	VIN Loading Current	Driving current≥ Loading current			300	mA		
AVDD Input Level	AVDD Voltage	-	5.5	6.0	6.5	V		
(FPC MDL)	AVDD Loading Current	Driving current≥ Loading current	-	-	260	mA		
AVEE Input Level	AVEE Voltage	-	-5.5	6.0	-6.5	V		
(FPC MDL)	AVEE Loading Current	Driving current≥ Loading current	-	-	260	mA		
	VDDI Voltage	-		1.8		V		
VDDI Input Level	VDDI Loading Current	Driving current≥ Loading current	-	-	200	mA		
MIPI I/O Power Supply	MVDD	-	-	1.2	-	V		

BOE

7.2 AC Characteristics

7.2.1 MIPI High Speed Mode Characteristics


Parameter	Symbol	Min	Тур.	Max	Unit
UI instantaneous	UIINST	1	-	3	ns
T Data to Clock Skew	TSKEW	-0.15	-	0.15	UIHS
RX Data to Clock Setup Time Tolerance	TSETUP	0.15	-	-	UIHS
RX Data to Clock Hold Time Tolerance	THOLD	0.15	-	-	UIHS




7.2.2 MIPI Low Power Mode Characteristics

Parameter	Description	Min	Тур.	Max	Unit
T _{LPX(M)}	Transmitted length of any Low-Power state period (MCU to display module)	50	-	-	ns
T _{LPX(D)}	Transmitted length of any Low-Power state period (display module to MCU)	50			
T _{ta-sure}	Time that the new transmitter waits after the LP-10 state before transmitting the Bridge state(LP-00) during a Link Turnaround	T _{LPX}	-	2*T _{LPX}	
Тта-дет	Time that the new transmitter drives the Bridge state(LP-00) after accepting control during a Link Turnaround	5*TLPX			
T _{TA-GO}	Time that the transmitter drives the Bridge state(LP-00) before releasing control during a Link Turnaround		$4^{*}T_{LPX}$		





Bus Turnaround from display module to MPU



1920×1080@60Hz									
	Hsync	32		Vsync	4				
н	HBP	72	v	VBP	8				
п	Hactive	1920	V	Vactive	1080				
	HFP	56	-	VFP	8				
Pclk (MHz)	955.47								
	Recommend	ded configur	ation of	MIPI					
	CLK Mode: Discon	tinue Mode							
	MIPI Lane: 4 Lane	s@60Hz							
D-PHY V1.2	Video Mode: Burst	Video Mode: Burst Mode							
DSI 1.01	HS Speed: 80Mbp	HS Speed: 80Mbps ~ 1.0Gbps per Lane							
	LP Speed: 10Mbps	s (max)							
	General Packet St	ructure: DCS	Mode .Da	ata Type of Packet:	0x39 or 0x05				

7.2.3 MIPI Video Timing Specification.

*This parameter is a typical example illustrating the display timing. BOE cannot assume responsibility for any


problems arising out of the use of the circuit.

7.2.4 High Speed Mode Operation Timing Characteristics

Parameter	Description	Min	Тур.	Мах	Unit
Tclk-post	Time that the transmitter continues to send HS clock after the last associated Data Lane has transitioned to LP Mode. Interval is defined as the period from the end of T _{HS-TRAIL} to the beginning of T _{CLK-TRAIL}	60ns+52* UI	-	-	ns
T _{CLK-PRE}	Time that the HS clock shall be driven by the transmitter prior to any associated Data Lane beginning the transition from LP to HS mode	8	-	-	UI
Tclk-prepare	Time that the transmitter drives the Clock Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission	38	-	95	ns
Tclk-settle	Time interval during which the HS receiver should ignore any Clock Lane HS transitions, starting from the beginning of T _{CLK-PREPARE}	95	-	300	ns
T _{clk} -term_en	Time for the Clock Lane receiver to enable the HS line termination, starting from the time point when Dn crosses $V_{IL,MAX}$	-	-	38	ns
Tclk-trail	Time that the transmitter drives the HS-0 state after the last payload clock bit of a HS transmission burst	60	-	-	ns
Tclk-prepare + Tclk-zero	TCLK-PREPARE + time that the transmitter drives the HS-0 state prior to starting the Clock	300	-	-	ns
T _{HS-EXIT}	Time that the transmitter drives LP-11 following a HS burst	100	-	-	ns
Td-term_en	Time for the Data Lane receiver to enable the HS line termination, starting from the time point when Dn crosses $V_{\text{IL},\text{MAX}}$	-	-	35ns+4* UI	ns
Ths-prepare	Time that the transmitter drives the Data Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission	40ns+4* UI	-	85ns+6* UI	ns
Ths-prepare + Ths-zero	T _{HS-PREPARE} + time that the transmitter drives the HS-0 state prior to transmitting the Sync sequence	145ns+10* UI	-	-	ns


BOE

071specV1.0



7.2.5 I2C Interface Timing

Parameter	Symbol	Min.	Тур.	Max.	Unit
I2C Clock Frequency	Fclk	-	-	400	kHz
I2C Clock Low	Tclkl	1300	-	-	ns
I2C Clock High	Tclkh	600	-	-	ns
I2C Data Rising Time	Tdr	-	-	300	ns
I2C Data Falling Time	Tdf	-	-	300	ns
I2C Data Setup Time	Tdsu	100	-	-	ns
I2C Data Hold Time	Tdhd	-	-	TBD	ns
I2C Setup Time (Start Condition)	Tsu_sta	600	-	-	ns
I2C Hold Time (Start Condition)	Thd_sta	600	-	-	ns
12C Setup Time (Stop Condition)	Tsu_stp	600	-	-	ns
I2C Bus Free Time (Stop Condition)	Tbuf_stp	1300	-	-	ns




Notes:

No.	ITEM	Description	Note
1	Slave address	0x4C	
2	Pull-up resistor	4.7KΩ@100Kbps	
3	Read bit	Setting "1" for write	
4	Write bit	Setting "0" for write	
5	5 Start condition SDA is setting from "1" to "0" when SCL is "1"		
6	Stop condition	SDA is setting from "0" to "1" when SCL is "1"	

7.2.6 Rest Timing Characteristics

When Reset happens in Sleep-out mode, the driver IC will enter blanking sequence with the maximum time 120 msec. Then driver IC will remain in blanking state and return IC's default state. During reset complete time (t_{RT}), data in OTP will be re-loaded and latched to internal registers. This data re-load is done every time when there is an H/W reset and completes within 20 msec after the rising edge of RESX. Therefore, it is necessary to wait at least 20 msec after releasing the RESX before sending commands. Moreover, the Sleep-out command cannot be sent in 120 msec. Spike (less than 20ns width) Rejection can also be applied during a valid reset pulse.



Reset time @ VDDI=1.65V to 1.95V, AVSS=VSS=MVSS=0V, Ta=-40°C to 85°C

Signal	Symbol	Parameter	Min.	Тур.	Max.	Unit	Description
	t _{RW}	Reset low pulse width	15			us	
RESX					20	ms	When reset applied at sleep-in mode
	t _{RT}	Reset Complete time			120	ms	When reset applied at sleep-out mode

7.3 Power Consumption

	Item Svm		Condition	Ту	′р.	Unit
	item			200cd/m ²	300cd/m ²	Unit
	AVDD power consumption	AVDD		110	160	mW
FPC	AVEE power consumption	AVEE	Tagl 40%C	165	215	mW
MDL	VDDI Input Level	VDDI	- Tpnl = 40°C	75	75	mW
	Total	Total power		340	450	mW


_

	VIN power consumption	VIN		345	495	mW
PCB MDL	VDDI Input Level	VDDI	- Tpnl = 40°C	75	75	mW
	Total	Total power		420	570	mW

Note: All white raster display, clock frequency=148.5MHz, frame rate=60Hz, resolution= 1920 x 1080


8. Power Supply Sequence

8.1 Power On/Off Sequence



VDDI			T9	т11
AVDD				
AVEE				
RESX				
	Display off	Sleep in		
MIPI I/F	Т7	Т8	T10	
	← <u>··</u>	← ¹⁰ →	< <u>↔</u>	

Power on sequence of PCB MDL



Power off sequence of PCB MDL

IC State	Display on	Display off	Power off sequence	RESET	unknown
VDDI					T11
					,
VIN					
RESX					
		Display off	Sleep in		
MIPI I/F		т7			
		II T7 II ← →		T10 ← →	

Symbol	Min.	Тур.	Max.	Unit	Description
T1	1	-	-	ms	Power on time between AVDD and VDDI
T2	1	-	-	ms	Power on time between AVDD and AVEE
Т3	1	Y	-	ms	Effective hardware reset period
T4	20	1	-	ms	MTP reload time
T5	0	ŀ	-	ms	The time is between initial code finished and sleep-out command
Т6	2	-	8	VS	Power on sequence, the period can be modified
Т7	1	-	-	VS	Blanking region
Т8		1	-	VS	Power off sequence, the period can be modified
Т9	1	-	-	ms	Power off time between AVEE and AVDD
T10	1	-	-	ms	Effective hardware reset period
T11	1	-	-	ms	Power off time between AVEE and VDDI

9. Description of Function

9.1 Display Mode

9.1.1 Power Mode

ITEM	Code value
Sleep In	0x10
Sleep Out	0x11
Display On	0x29
Display Off	0x28

9.1.2 Idle Mode

ITEM	Code value
Idle On	0x39(Default value)
Idle Off	0x38

9.1.3 BIST Mode

Register setting :

• BIST On/Off Control (C4h)

x , ,		Addre	ss name		r			Parameter	r						
Instruction	R/W	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0			
			C400h	-	1	0	1	0	0	1	0	1			
BISTONOFF	R/W	C4h	C401h	-	0	1	0	1	0	1	0	1			
BISTONOFF	IX/ W	C411	C402h	-	-	-	-	-	-	-	I	BION1			
			C403h	-	BION2	-	-	-	-	-	I	-			
	This command is used to control BIST function (Free Run mode).														
	BIST fu	nction ena	ble step:												
Description		1. Enter Sleep-In(10h) mode.													
		2. Setting PATENICYC[1:0] and BISTPATEN[11:0] to control the display cycle time and pattern.													
Description		3. Setting BION1="1" and BION2="1", the driver IC will start to run the BIST function.													
	BIST function disable step:														
	1. Setting BION1="0" and BION2="0", the driver IC will return to normal function.														
	2. Sending MIPI video data and enter Sleep-Out(11h) mode for normal display.														
Restriction	-														
		6 4	atus					Default Va	1						
		36	aus			C 1001		Default va	lue	4 4 1					
						C400h				AAh					
Default		Power On	Sequence			C401h			55h						
		i ower on sequence				C402h			00h						
						C403h			00h						


♦ BIST CTRL (C5h)

		Addre	ss name											
Instruction	R/W	MIPI	I2C	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0		
			C500h	-	0	0	PATENI	CYC[1:0]		BISTPA	TEN[11:8]			
BISTSET	R/W	C5h	C501h	-				BISTPAT	EN[7:0]					
			C502h	-				GRAY_LE	VEL[7:0]					
	This co	ommand is	used to set	the displa	ay pattern	n BIST fur	ction.							
	PATEN	NICYC[1:	0] : Cycle t	ime betwe	en each di	splay patter	n.							
		PATENICY	YC[1:0]			Pattern c	ycle time							
		Oh				256 F								
		1h				512 F								
		2h 3h				1024								
		50				2048	Frame							
	BISTP	ATEN[11	:0] : Select	the displa	y pattern i	n BIST fun	ction.							
		BISTPATE				Descr								
		BISTPAT	EN[0]	Red pa	attern.									
		BISTPAT	EN[1]	Green	pattern.									
		BISTPAT	EN[2]	Blue p	attern.		<u> </u>							
		BISTPAT	EN[3]	Black	Black pattern.									
		BISTPATEN[4]			-	. (Set by BIS								
		BISTPAT			Vertical Gradation pattern. Horizontal Gradation pattern.									
escription		BISTPATEN[6] BISTPATEN[7]				on pattern.								
-		BISTPAT			Bar pattern.	indary patter								
		BISTPAT		Reserv		indar y pattern	1.							
	Note1:				bit number of BISTPATEN[9:0] is set to "1" will display and change automatically.									
		-	STPATEN[1											
				ne gray lev	vel when B			BIST func	tion.					
	0	BRAY_LEV	/EL[7:0]			Descr								
		0h		-		Gray Lev								
		1h 2h				Gray Lev Gray Lev								
		- 211				Giay Le	. 0211							
		FDh				Gray Lev	el : FDh							
		FEh				Gray Lev	el : FEh							
		FFh				Gray Lev	el : FFh							
Restriction	-													
		-					_							
		Sta	atus		Default Value									
Default					C500h						00h			
	Power On Sequence				C501h						08h			
		Power Of	Sequence			C502h				FFh				

9.2 Image Enhancement

9.2.1 Gamut Mapping—Selectable Color Mode with Different Gamut

• 0.71" Micro OLED support Normal Mode/Photo Mode/ Basic Mode (sRGB Mode).




• Register Setting

Gamut mapping (57 CMD1).

5700H						GAI	MUT					GAMUT										
		Addre	ess name		Parameter																	
Instruction	R/W	MIPI	I2C	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0										
GAMUT	R/W	57h	5700h	-	-	-	-	-	-	-	GAMU [1	T_SEL :0]										
This command sets the control of gamut mapping.																						
	Bi	Bit Symbol				Descript	ion			Comment												
Description					0h= Gamut mapping 0 —Normal M					lode												
	2b	2bit GAMUT_] Gamut mapping control			1h	1h= Gamut mapping 1—Photo Mode													
								2h= Gamut mapping 2—Basic Mode														
Restriction	-																					
		St	tatus]	Default Va	lue													
Default		Power O	n Sequence			5700h				00h												

9.4 Brightness Control(BC) Functions

This function adjusts the gamma parameter according to the register 51h and 53h setting to adjust the luminance.



• Register setting

White Display Brightness(51h CMD1).


5100H		WRDISBV										
		Address						Parameter				
Instruction R/W	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0	
			5100h	-				DBV	[7:0]			
WRDISBV	WRDISBV W		5101h	-	-	-	-	-		-	-	DBV [8]
Description	This co	This command is used to adjust brightness.										
Restriction	-											
	Status Default Value											
Default		Power On Sequence			5100h				00h			
			ii sequence		5101h				00h			

White CTRL Display (53h CMD1)

5300H						WRC	TRLD							
		A	ldress		Parameter									
Instruction	R/W	MIPI	12C	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0		
WRCTRLD	W	53h	5300h	-	-	-	D5	-	D3	D2	-	-		
				-		d display d	iming con							
	Bit	2	ymbol		Description									
Description	D5 BCTRL				Brightness control				0= Brightness control disable					
Description	D3	Ι	DD_BC	Ι	Display dimming control									
			D TC		Tomm on stand	indox dim	mina cont	1=T	1=Temperature dimming control enable					
	D2	L	D_IC		Temperature index dimming control 0=Temperature					0=Temperature dimming control disable				
Restriction														
D (1		St	atus				Ι	Default Val	ue					
Default		Power O	n Sequence		5300h				00h					
	Instruction WRCTRLD Description	Instruction R/W WRCTRLD W This co Bit Description D3 D2 Restriction	R/W A_{IIII} WRCTRLD W 53h WRCTRLD W 53h Description Bit S D3 E D2 E Restriction S Default S	Instruction R/W \overline{MIPI} I2C WRCTRLD W 53h 5300h MIPI I2C S300h S300h This command is used to set Bit Symbol Description D5 BCTRL D3 DD_BC DD_TC Restriction Status Status	R/W Address Instruction R/W \overline{MIPI} I2C $\overline{D15}$ WRCTRLD W 53h 5300h $-$ This command is used to set brighters Bit Symbol I Description $\overline{D5}$ \overline{BCTRL} \overline{BCTRL} \overline{BTTC} D3 \overline{DD} \overline{DC} \overline{DTTC} \overline{TTTC} \overline{TTTTC} Restriction States Default	Address Instruction R/W MIPI I2C D15- D8 D7 WRCTRLD W 53h 5300h - - This command is used to set brightness control an Bit Symbol Description Bit Symbol Description Brightness control an Dog Display dimention Description D2 DD_BC Display dimention Restriction Status Temperature Default Status Status Status	Address Instruction R/W MIPI I2C D15- D8 D7 D6 WRCTRLD W 53h 5300h - - - MIPI I2C D15- D8 D7 D6 WRCTRLD W 53h 5300h - - - Bit Symbol Description Brightness control and display d	Instruction R/W Address D15- D8 D7 D6 D5 WRCTRLD W 53h 5300h - - - D5 This command is used to set brightness control and display diming control Bit Symbol Description D5 BCTRL Brightness control Brightness control D3 DD_BC Display dimining control Image: State St	Instruction Address Parameter Instruction R/W MIPI I2C D15- D8 D7 D6 D5 D4 WRCTRLD W 53h 5300h - - - D5 - Bit Symbol Description Description Control Control I= E O= E <th< td=""><td>Instruction R/W Address DI15- D8 D7 D6 D5 D4 D3 WRCTRLD W 53h 5300h - - D5 - D3 MRCTRLD W 53h 5300h - - D5 - D3 Bit Symbol Description Comment Bit Symbol Description Comment D5 BCTRL Brightness control 1= Brightness on trol 0= Brightness on trol D3 DD_BC Display dimming control 1= Display dim 0= Display dim D2 DD_TC Temperature 1=Temperature 0=Temperature Restriction E E E E E</td><td>Instruction Address Parameter Instruction R/W MIPI I2C D15- D8 D7 D6 D5 D4 D3 D2 WRCTRLD W 53h 5300h - - - D5 - D3 D2 MRCTRLD W 53h 5300h - - - D5 - D3 D2 Bit Symbol Description Comment Instruction Brightness control and display diming control and a splay diming control and a splay dimining control a</td><td>Instruction R/W \overrightarrow{MIPI} I2C $\overrightarrow{D15}$ $\overrightarrow{D7}$ $\overrightarrow{D6}$ $\overrightarrow{D5}$ $\overrightarrow{D4}$ $\overrightarrow{D3}$ $\overrightarrow{D2}$ $\overrightarrow{D1}$ WRCTRLD W 53h 5300h - - 0.5 $\overrightarrow{D4}$ $\overrightarrow{D3}$ $\overrightarrow{D2}$ $\overrightarrow{D1}$ MRCTRLD W 53h 5300h - - 0.5 $\overrightarrow{D3}$ $\overrightarrow{D2}$ $\overrightarrow{D1}$ This command is used to set brightness control and display diming control. Bit Symbol $\overrightarrow{Description}$ $\overrightarrow{Comment}$ $\overrightarrow{D15}$ $\overrightarrow{D15}$</td></th<>	Instruction R/W Address DI15- D8 D7 D6 D5 D4 D3 WRCTRLD W 53h 5300h - - D5 - D3 MRCTRLD W 53h 5300h - - D5 - D3 Bit Symbol Description Comment Bit Symbol Description Comment D5 BCTRL Brightness control 1= Brightness on trol 0= Brightness on trol D3 DD_BC Display dimming control 1= Display dim 0= Display dim D2 DD_TC Temperature 1=Temperature 0=Temperature Restriction E E E E E	Instruction Address Parameter Instruction R/W MIPI I2C D15- D8 D7 D6 D5 D4 D3 D2 WRCTRLD W 53h 5300h - - - D5 - D3 D2 MRCTRLD W 53h 5300h - - - D5 - D3 D2 Bit Symbol Description Comment Instruction Brightness control and display diming control and a splay diming control and a splay dimining control a	Instruction R/W \overrightarrow{MIPI} I2C $\overrightarrow{D15}$ $\overrightarrow{D7}$ $\overrightarrow{D6}$ $\overrightarrow{D5}$ $\overrightarrow{D4}$ $\overrightarrow{D3}$ $\overrightarrow{D2}$ $\overrightarrow{D1}$ WRCTRLD W 53h 5300h - - 0.5 $\overrightarrow{D4}$ $\overrightarrow{D3}$ $\overrightarrow{D2}$ $\overrightarrow{D1}$ MRCTRLD W 53h 5300h - - 0.5 $\overrightarrow{D3}$ $\overrightarrow{D2}$ $\overrightarrow{D1}$ This command is used to set brightness control and display diming control. Bit Symbol $\overrightarrow{Description}$ $\overrightarrow{Comment}$ $\overrightarrow{D15}$		


9.5 Display Active-Area(AA) Control

ITEM	Description	Code 值				
Resolution	X-direction: Support 4N, N=160~480 Y-direction: support 4M, M=120~270	CMD1: 0x80 (NC[7:0] NL[7:0])				
Active-Area(AA)	Display start pointer	Xs: CMD1: 0x2A Ys: CMD1: 0x2B				
control	Pixel shift: ±16pixel/step=1pixel	CMD2 Page0: 0xB4				



Scan direction selection

5300H		WRCTRLD													
		Ad	dress		Parameter										
Instruction	R/W	MIPI	I2C	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0			
WRCTRLD	W	36h	3600h	-	-	-	-	-	RGB	-	RSM X	RSM Y			
This command set scan direction of source and gate and data order.															
	Bi	t	Symbol		Description Comment										
	D	,	RGB		Color Orde	er of sub-p	ub-pixel of true 1=BGR								
Description	D.	5	KUD	RGB RGB type 0					0=RGB	ЗВ					
1	D		RSMX		TT.	orizontal F	lin		1=Normal Display						
D1		1	кыла		П	DIIZOIIIAI F	пр		0=H	Horizontal	Flip				
	D								1= Normal Display						
	D	,	RSMY			ertical Fli	þ		0=	Vertical F	0= Vertical Flip				



10. Optical Characteristics

10.1 Optical Characteristics

	ltem		Specification					
White Brightness (255 Level)	Stan	dard	300±20% cd/m ²					
White Uniformity 9 Point	White (2	55 Level)	>85%					
View Angle	Lum.Dec	ay(50%)	-45°~45°					
(White)	Color Shift(/	∆u'v'<0.025)	-40°~40°					
Contrast	c	R	>10000:1					
	Red	CIE-x	0.63±0.05					
	Red	CIE-y	0.34±0.05					
	Green	CIE-x	0.27±0.05					
Color Coordinate	Green	CIE-y	0.61±0.05					
Color Coordinate	Blue	CIE-x	0.15±0.05					
	Diue	CIE-y	0.09±0.05					
截图	\A/ -!+-	CIE-x	0.31±0.05					
	White	CIE-y	0.33±0.05					
Color	Color Gamut(NTSC)							
Colo	r Temperature		>5000K					

Notes:

1. The brightness of the product will be measured after 5 minutes of stabilization for the white screen at room temperature.

2. The formula of the brightness uniformity at 9 points of the white screen is Uniformity=1-(Max. -Min.)/(Ave.), and the Max., Min. and Ave. represent the maximum, minimum and average of the brightness of 9 points, respectively.

10.2 Measurement System · Measurement Method

The luminance and chromaticity are measured in Measurement System A shown below.

Measurement temperature: Tpnl = $40 \, \text{C}$

Measurement point: One point on the screen center

All white display: All RGB signal data is set to High.


All black display: All RGB signal data is set to Low.

Luminance and chromaticity: Measure the luminance and chromaticity in all white display in Measurement System A.

Contrast: Measure the luminance in all white display (@ : 300cd/m²) and all black display in Measurement System A, and substitute them into the formula below.


Contrast = Luminance in all white display/Luminance in all black display


11. Pixel Alignment



- 1. Undeclared tolerance: ± 0.1 mm;
- 2. Weight: $0.8 \pm 0.1g$;
- 3. Connector model:GB35R-48P-H08-E10000;
- 4. Corresponding connector model:GB35R-48S-H08-E10000.

12.2 PCB Module(Unit : mm)





1. Undeclared tolerance: ±0.1mm;

- 2. Weight: $2.2 \pm 0.1g$;
- 3. Connector model:DF40C-50DP-0.4V(51);
- 4. Corresponding connector model:DF40C-50DS-0.4V(51).

Note:


1.时 The FPC bending Angle \leq 180° and FPC bending radius \geq R2 mm.

Recommended Items 13.

13.1 Suppression of the Panel Temperature

Temperature of organic EL panel tends to rise due to power consumption (heat generation) by the EL emission layer and the integrated silicon drive circuit. The temperature rise may cause luminance rise at initial state, or luminance drop by over time.

The temperature change in panel can be suppressed by establishing a thermal connection between panel rear surface (silicon substrate surface) and metal (chassis, frame, metal structure, etc.) at panel mount area, and the heat conducting sheet size can be changed, So highly recommend the heat conductive sheet between them as show in below. In order to ensure the normal operation of the screen, the heat dissipation must be done to ensure that the scre en temperature < 60 °C.



14. Notes on Handling

14.1 Static charge prevention

Be sure to take the following protective measures. Organic EL panels are easily damaged by static charges.

- (1) Use non-chargeable gloves or handle with bare hands.
- (2) Use a wrist strap connecting ground when handling.
- (3) Do not touch any electrodes on the panel.
- (4) Wear non-chargeable clothes and conductive shoes.
- (5) Install grounded conductive mats on the working floor and working table.
- (6) Keep the panel away from any charged materials.

14.2 Protection from dust and dirt

- (7) Operate in a clean environment.
- (8) Do not touch the panel surface. The surface is easily scratched.

When cleaning on panel surface, use a clean-room wiper with isopropyl alcohol. Be careful not to leave stains on the surface.

(9) Use ionized air to blow dust off the panel surface.

14.3 Others

- (10) Not hold FPC (Flexible Printed Circuit), not twist the FPC, not bend FPC because connection area between the FPC and panel is easily broken by mechanical stress.
- (11) The minimum fold radius of the FPC is 1.0 mm, So, do not fold the FPC less than 1.0mm radius.
- (12) Do not drop the module.
- (13) Do not twist or bend the module .
- (14) Keep the module away from heat sources.
- (15) Not be close the module to water or other solvents.
- (16) Do not store or use the module at high temperatures or high humidity circumstance, as the circumstance may affect module specifications.
- (17) When disposing of this, regard it as industrial waste and please comply with related regulations.
- (18) Do not store or use the panel in reactive chemical substance (including alcohol) environments, as these may affect the specifications.